Intel 8086: Perbedaan antara revisi

Konten dihapus Konten ditambahkan
Chobot (bicara | kontrib)
k bot Menambah: no:Intel 8086, sk:Intel 8086
Borgxbot (bicara | kontrib)
k Robot: Cosmetic changes
Baris 1:
[[GambarBerkas:I8086.jpg|thumb|right|250px|Intel 8086]]
 
'''8086''' merupakan sebuah chip [[mikroprosesor]] 16-[[bit]] rancangan [[Intel]] pada tahun [[1978]] yang membangkitkan penggunaan arsitektur [[x86]]. Tidak lama kemudian, [[Intel 8088]] diperkenalkan dengan bus 8-bit external, yang memungkinkan penggunaan [[chipset]] yang murah.
Baris 6:
 
<!--
Shortly after, the [[Intel 8088]] was introduced with an external 8-bit bus, allowing the use of cheap chipsets. It was based on the design of the [[Intel 8080|8080]] and [[Intel 8085|8085]] (it was [[assembly language]] [[source-compatibility|source-compatible]] with the 8080) with a similar register set, but was expanded to 16 bits. The Bus Interface Unit fed the instruction stream to the Execution Unit through a 6 byte prefetch queue, so fetch and execution were concurrent &ndash; a primitive form of [[pipelining]] (8086 instructions varied from 1 to 4 bytes).
 
It featured four 16-bit general [[processor register|registers]], which could also be accessed as eight 8-bit registers, and four 16-bit index registers (including the [[stack pointer]]). The data registers were often used implicitly by instructions, complicating register allocation for temporary values. It featured 64K 8-bit I/O (or 32K 16 bit) ports and fixed vectored interrupts. Most instructions could only access one memory location, so one operand had to be a register. The result was stored in one of the operands.
Baris 15:
 
Typical execution times in cycles (estimates):
*addition: 3&ndash;43–4 (register), 9+EA&ndash;25EA–25+EA (memory access)
*multiplication: 70&ndash;11870–118 (register), 76+EA&ndash;143EA–143+EA (memory access)
*move: 2 (register), 8+EA&ndash;14EA–14+EA (memory access)
*near jump: 11&ndash;1511–15, 18+EA (memory access)
*far jump: 15, 24+EA (memory access)
EA: time to compute effective address, ranging from 5 to 12 cycles